A Pass-Transistor Logic-based Hybrid Approximate Full Adder Composition with Reduced Error

제목
A Pass-Transistor Logic-based Hybrid Approximate Full Adder Composition with Reduced Error
저자
YEONGKYO SEO
학회명
International SoC Design Conference