ScholarWorks@인하대학교

상세 보기

A Modeling Methodology with Verilog-A to Design Pipelined ADC

YOON KWANG SUB

제목: A Modeling Methodology with Verilog-A to Design Pipelined ADC

저자: YOON KWANG SUB

학회명: ISICE 2007