Design of a 3.3V-1GHz CMOS PLL with a two-stage self-feedback ring oscillator

초록

This paper proposes a new PLL architecture to improve voltage to frequency linearity of VCO with new delay cell.