Combining value and Spatial Locality for Load Value Prediction

초록

Data dependent instructions cause a significant performance bottleneck in dynamically scheduled pipeline processors. Two representative methods to reduce the pipeline latency caused by data dependencies in microprocessors are the value prediction based on value locality and the load address prediction based on spatial locality. In this paper, we examine the performance of combining these techniques to provide performance improvement over using one technique in isolation.