Low temperature fabrication using sacrificial layer release process for membrane gate field-effect-transistor combined with M3D

제목
Low temperature fabrication using sacrificial layer release process for membrane gate field-effect-transistor combined with M3D
저자
RINO CHOI
학회명
The 22nd Korean MEMS Conference