ScholarWorks@인하대학교
This paper describes a 3.3V-65MHz 12 bit CMOS current-mode DAC designed with a 8 MSB current matrix stage and a 4 LSB binary weighting stage.