A Current-Mode Folding/Interpolating CMOS Analog to Quaternary Converter Using Binary to Quaternary Encoding Block

  • Kim Heung Soo

초록

A current-mode folding and interplating analog to quaternary digital converter(AQC) with binary to quaternary encoder has been proposed in this paper. A current-mode three-level folding amplifier has been employed to reduce the number of reference current sources and a low impedance current-mode approach is adopted. A voltage level converter circuit has been proposed not only to encode the binary output signal to the quaternary output signal, but also to enable the proposed AQC to be applied as a starting point device of the quaternary logic. Fast settling time and low power consumption of the AQC are achieved by utilizing the proposed architecture. The simulation results of the designed 4 digit AQC show a sampling rate of 14MHz and a power dissipation of 150mW with a single power supply of 3.3V for a double poly four metal standard CMOS 0.35um n-well technology.

제목
A Current-Mode Folding/Interpolating CMOS Analog to Quaternary Converter Using Binary to Quaternary Encoding Block
저자
Kim Heung Soo
학회명
Proc. the 32th IEEE International symposium on Multiple-Valued Logic.