ScholarWorks@인하대학교

상세 보기

An Efficient Hardware Architecture for Calculating the Minimum SAD with Parallel Execution at the Search Point Level

  • RHEE CHAE EUN
제목
An Efficient Hardware Architecture for Calculating the Minimum SAD with Parallel Execution at the Search Point Level
저자
RHEE CHAE EUN
학회명
International technical conference on circuits/systems, computer and communications

ScholarWorks@인하대학교

22212 인천광역시 미추홀구 인하로 100 정석학술정보관 Tel. 032-860-9003

COPYRIGHT © 인하대학교 All Rights Reserved.

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.

You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.