Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor

  • Park, Jin Hyo; 
  • Kim, Su Yeon; 
  • Kim, Dong Young; 
  • Kim, Geon; 
  • Park, Je Won; 
  • ... Lee, Young-Woo; 
  • 외 2명
Citations

WEB OF SCIENCE

23
Citations

SCOPUS

27

초록

In this article, we propose an analysis of the usage of a partial isolation type buried channel array transistor (Pi-BCAT). Compared with other structures, the conventional BCAT exhibits improved characteristics in the row hammer effect (RHE) because of its shallow drain/body (D/B) junction. Nevertheless, it remains affected by the RHE and should be mitigated because it is directly related to the reliability of dynamic random access memory (DRAM) applications. The proposed device exhibits a 50% improvement in the RHE and reduces leakage current (I-OFF) to one-third the level of conventional BCATs while also minimizing the ON-current (I-ON) reduction. Moreover, to efficiently compare RHE, we compare AVSN by RHE and AVSN based on the gate-induced drain leakage (GIDL) according to bias conditions and the device's parameters. Finally, we optimize the parameter values of the buried insulator by considering electrical characteristics and the RHE.

키워드

Insulators; Logic gates; Electric potential; Silicon; Random access memory; Junctions; Doping; Gate induced drain leakage (GIDL); off current (I-off); on current (I-on); partial isolation type buried channel array transistor (Pi-BCAT); potential drop width (PDW); row hammer effect (RHE); LEAKAGE CURRENT; DRAM
제목
Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor
저자
Park, Jin Hyo; Kim, Su Yeon; Kim, Dong Young; Kim, Geon; Park, Je Won; Yoo, Sunyong; Lee, Young-Woo; Lee, Myoung Jin
DOI
10.1109/TED.2022.3215931
발행일
2022-12
유형
Article
저널명
IEEE Transactions on Electron Devices
권
69
호
12
페이지
6710 ~ 6716