A 0.1-3 GHz Wide Bandwidth Ring VCO Fractional-N PLL with Phase Interpolator in 8 nm FinFET CMOS

Citations

WEB OF SCIENCE

0
Citations

SCOPUS

0

초록

This paper proposes a multi-phase ring oscillator based fractional-N phase locked loop (FNPLL) frequency synthesizer using phase interpolator for high-speed serial link. This paper aims to reduce quantization noise by employing sub- integer divider, extending PLL bandwidth. Fabricated in 8 nm CMOS process, the proposed FNPLL operates over wide frequency range of 0.1-3 GHz. The proposed FNPLL achieves 1.49 ps rms integrated jitter at 3 GHz output. The proposed FNPLL achieves wide BW up to 2 MHz using a 25 MHz reference clock.

키워드

Fractional-N frequency synthesizerphase interpolatormulti-modulus divider (MMD)phase-locked loops (PLLs)ring oscillator
제목
A 0.1-3 GHz Wide Bandwidth Ring VCO Fractional-N PLL with Phase Interpolator in 8 nm FinFET CMOS
저자
An, Taek-JoonKim, OokPark, Jeong-MiKang, Jin-Ku
DOI
10.5573/JSTS.2024.24.5.440
발행일
2024-10
유형
Article
저널명
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
24
5
페이지
440 ~ 447