A 4Gb/s adaptive FFE/DFE receiver with data-dependent jitter measurement

초록

This paper presents an adaptive FFE/DFE receiver with data-dependent jitter measuring algorithm. The proposed adaptive algorithm determines the compensation level by measuring the input data-dependent jitter. The adaptive algorithm is combined with a CDR phase detector. The receiver is fabricated in a 0.13-μm CMOS technology and the compensation range of equalization is up to 26 dB at 2GHz. Test chip is verified for 40-inch FR4 trace and 53-cm FPC (Flexible Printed Circuit) channel. The receiver occupies 440μm x 520μm, and power dissipation is 49mW (excluding I/O buffers) from a 1.2-V supply. © 2011 IEEE.