A 8.7mW 5-Gb/s Clock and Data Recovery Circuit with 0.18-μm CMOS

제목
A 8.7mW 5-Gb/s Clock and Data Recovery Circuit with 0.18-μm CMOS
저자
JINKU KANG
학회명
2014 ISCAS